Something something man with a RISC-V hammer something something
Loading...
seen from United States
seen from Malaysia
seen from United States
seen from Malaysia
seen from Indonesia
seen from United States
seen from United States
seen from China
seen from United States
seen from Yemen
seen from United States
seen from United States
seen from United States
seen from Israel
seen from China
seen from United States
seen from Malaysia
seen from Spain
seen from Israel
seen from United States
Something something man with a RISC-V hammer something something
Anya is live and ready to show you everything. Watch her strip, dance, and perform exclusive shows just for you. Interact in real-time and make your fantasies come true.
Free to watch • No registration required • HD streaming
I really like RISC-V, but it looks like they keep putting NPU’s on the chips and marketing then as ai, but I think an open cpu that can run development software, etc. is more important right now, because not all RISC-V users are gonna be like OMG ITS AI I GOTTA GET THIS SBC!!!!
I saw a review of an sbc where 16GB of the 32GB was reserved for the NPU, and I think that’s bullshit
I got these ultra-cute little ESP-32-C3 micros the other day, they have teeny tiny 0.42" OLED displays built in, fantastic for putting a little sensor data or debugging info on. This is written on the Rust for ESP32 ESP-HAL using the embedded_graphics library.
That's a USB-C cable it's plugged into, for scale. You sacrifice some IO on this model but my plan is to use this to talk to my little air-quality sensor and have it report back to a server somewhere. This board takes battery power but I don't think it has battery management, I'll need to see how that works. I have lipo chargers lying around.
These are also the first RISC-V processors I've programmed. Fortunately as the guy who was my boss for like three months one time told me, you mostly don't need to care what the underlying architecture is unless you're doing really heavily optimized code or writing compilers. The ESP-RS project also works for the older Xtensa chips, which is handy especially because some of those are dual-core.
Unfortunately I've had trouble getting ESP-IDF-HAL to work, which is what you need to talk to the wi-fi side of things, but that is probably just me being absentminded somewhere. I'll figure it out, without wi-fi the ESP32's are much less interesting. There is an experimental wifi library for this HAL but if you're going to be doing networking you probably want the stdlib on your side anyway.
Why Linux and RISC-V Are a Perfect Match
High-Performance RISC-V IP for Modern Chip Design
T2M provides high-performance RISC-V IP cores designed to meet the demands of modern chip design. These cores offer flexibility through customizable instruction sets and scalable architectures, making them suitable for a wide range of applications from low-power devices to high-performance systems. With comprehensive software support and development tools, engineers can streamline the design process and reduce time-to-market. T2M’s solutions also integrate various semiconductor IP components, ensuring compatibility and ease of integration. These RISC-V cores empower developers to create innovative and efficient semiconductor products for today’s evolving technology landscape.
Anya is live and ready to show you everything. Watch her strip, dance, and perform exclusive shows just for you. Interact in real-time and make your fantasies come true.
Free to watch • No registration required • HD streaming
Efficient SoC Development with RISC-V IP Cores
Accelerate your SoC development with efficient and scalable RISC-V IP cores from T2M. Designed for flexibility, these cores support a wide range of configurations, enabling developers to balance performance, power, and area requirements. T2M’s IP solutions are backed by a strong ecosystem of software tools, making development and debugging easier. These cores are widely used in IoT, edge computing, and industrial applications where efficiency and reliability are critical. By leveraging open-standard RISC-V architecture, T2M helps reduce development costs and supports innovation in semiconductor design.
Customizable RISC-V IP Cores for Embedded Systems
Discover customizable RISC-V IP cores that enable efficient and flexible embedded system design. T2M delivers silicon-proven CPU IP cores that allow developers to tailor performance and power consumption according to their application needs. These cores are suitable for a variety of industries, including automotive, industrial automation, and smart devices. With built-in support for modern development tools and software frameworks, T2M ensures seamless integration and faster deployment. The combination of customization, scalability, and reliability makes these RISC-V solutions an excellent choice for next-generation embedded systems.
Scalable RISC-V CPU IP Solutions by T2M
T2M offers scalable RISC-V CPU IP cores tailored for a wide range of embedded and high-performance applications. From ultra-low-power microcontrollers to advanced processors, these IP cores deliver flexibility and efficiency for modern chip design. Designers can customize ISA extensions and system configurations to meet specific product requirements. With robust development tools and software support, T2M simplifies integration and speeds up development cycles. These solutions are widely applicable in IoT devices, consumer electronics, networking, and industrial systems, helping businesses build reliable and cost-effective semiconductor products.