Aug 8, 2019
In mixed signal-processing circuits where the design uses phase-shifters and the design complexity is high, it is difficult to fix timing (hold violations) for stuck-at capture mode. By the method mentioned in this article, we can test the logic between phase-shifted domains without fixing hold violations.
With a proven physical design flow, methodologies, and with dedicated subject matter experts, eInfochips has provides RTL to GDSII services many clients for successful Silicon tapeouts. Know more about our Physical Design and DFT Services.
